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ABSTRACT 1571 
A synchronous clock stopper circuit for inhibiting 
clock pulses to a microprocessor in response to a stop 
request signal, and for reinstating the clock pulses in 
response to a start request signal thereby to conserve 
power consumption of the microprocessor when used 
in an environment of limited power. The stopping and 
starting of the microprocessor is synchronized, by a 
phase tracker, with the occurrences of a predetermined 
phase in the instruction cycle of the microprocessor in 
which the I/O data and address lines of the micro- 
processor are of high impedance so that a shared mem- 
ory connected to the I/O lines may be accessed by 
other peripheral devices. The starting and stopping 
occur when the microprocessor initiates and completes, 
respectively, an instruction, as well as before and after 
transferring data with a memory. Also, the phase 
tracker transmits phase information signals over a bus to 
other peripheral devices which signals identify the cur- 
rent operational phase of the microprocessor. 
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SYNCHRONOUS CLOCK STOPPER FOR 
MICROPROCESSOR 
4,545,030 
The invention described herein was made in the per- 
formance of work under NASA Contract No. NDPR 
S63742-B and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to  microprocessor systems, and 
more specifically, to a clocking control circuit for con- 
trolling the operation of a microprocessor used in a 
power-limited environment, such as in a medical im- 
planted device. 
Among many uses of miniature electronic data pro- 
cessors, more commonly known as microprocessors, is 
to control monitoring and diagnosing circuits in im- 
planted medical devices. They are particularly desirable 
because of their relatively small weight and size. In each 
application, however, the microprocessor requires a 
certain amount of power and the power demand varies 
according to the amount of "processing" activity per- 
formed by the microprocessor. By "processing" activ- 
ity, it is meant data transfers into and out of various 
registers in the microprocessor and computations or  
logic operations performed by the processor. For  use in 
medically implanted devices, a storage battery usually 
provides the source of power for the microprocessor 
operation, but if the battery becomes exhausted, then it 
becomes necessary to surgically replace the battery to 
maintain the electrical functions performed by the mi- 
croprocessor. 
One obvious approach for minimizing the foregoing 
difficulties is to employ microprocessor logic requiring 
a minimum amount of power and/or to  employ extend- 
ed-life, durable batteries. The advantage gained by 
these techniques are limited by the state-of-the-art in 
solid state logic and battery design. Another rather 
obvious approach for extending the useful life of the 
microprocessor power source is to  turn-off power to 
non-essential circuits at certain time periods that d o  not 
require the affected electronic circuit, but in the case of 
a microprocessor controlled device, such as a data ac- 
quisition device, this may not always be possible since 
internal housekeeping functions require continuous op- 
eration for timekeeping, data logging, and other moni- 
toring and control operations. Also, some types of logic 
circuits essential to the operation of the processor unit, 
such as an active memory, require repetitive refreshing 
cycles in order to retain the validity of their data con- 
tent. Refreshing cycles requires continuous power 
which cannot be temporarily suspended. A significant 
amount of power, however, could be conserved by 
deactivating the processor during idle periods, such as 
between transfers of memory data or  executions of 
instructions. But since the microprocessor itself is usu- 
ally the sole unit within a data processing system that 
controls all other devices (such as peripherals and mem- 
ories), it is not ordinarily powered down as synchro- 
nism in operation with the other devices could be lost. 
In view of the foregoing, an objective of the present 
invention is to provide a clocking control circuit for 
reducing power requirement of a microprocessor oper- 
ated in a power-limited environment. 
A more specific objective of the present invention is 
to provide a clocking control circuit for starting and 
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stopping a microprocessor clock at an optimum phase 
during its instruction cycle, thereby to  reduce power 
drain during idle periods and to  preserve its synchro- 
nism with other devices when restarted. 
A further objective of the present invention is to  
provide a clocking control circuit for use in a micro- 
processor system that includes a random access mem- 
ory which circuit enables the use of the memory by 
other peripheral devices in the system when the micro- 
processor is idle. 
Other objects of this invention will become apparent 
upon review of the succeeding description of an illustra- 
tive embodiment. 
SUMMARY OF T H E  INVENTION 
In accordance with this invention, the above-men- 
tioned and further objectives are accomplished by 
means of a clocking control circuit coupled to the mi- 
croprocessor system which includes (1) a phase tracker 
for generating a phase pulse in response to an instruc- 
tion cycle sync signal from the microprocessor, each 
sync pulse identifying a predetermined phase in the 
operational cycle of execution of an instruction by the 
microprocessor, and (2) a start/stop logic circuit re- 
sponsive to the phase pulse from the phase tracker and 
a stophtart request signal from various devices in the 
microprocessor system for enabling or disabling, re- 
spectively, the flow of clock pulses from a clock source 
to the microprocessor. In one instance, the stop and 
start request signals occur between direct memory ac- 
cesses by the microprocessor. In another instance, a 
stop request is made after the microprocessor completes 
an instruction cycle and a start request is made when the 
microprocessor initiates an instruction cycle. Starting 
and stopping of the microprocessor occur only with the 
occurrences of the phase pulse, that is, at a time when 
the microprocessor's I/O data lines are logically discon- 
nected from an external peripheral bus having a device, 
such as a memory, connected thereto. 
Advantageously, other peripheral devices may gain 
access to the memory while the microprocessor is dis- 
connected. Further, the phase tracker also generates 
phase information signals and transmits them over a 
data bus thereby to inform peripheral devices con- 
nected to the data bus of the current phase of the micro- 
processor's instruction cycle so that the peripheral de- 
vices may ready themselves for an I/O data transfer 
with the shared memory. 
The invention, though, is pointed out with particular- 
ity in the appended claims. The above and further ob- 
jects and advantages of this invention may be better 
understood by referring to the following description of 
an illustrative embodiment of the invention taken in 
conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF DRAWINGS 
FIG. 1 is a block diagram of a clocking control circuit 
FIG. 2 is a timing diagram of the clocking control 
FIG. 3 is a detailed circuit diagram of the circuit of 
embodying the concepts of this invention. 
circuit of FIG. 1. 
FIG. 1. 
DESCRIPTION OF ILLUSTRATIVE 
EMBODIMENT 
As previously stated, this invention is useful for con- 
serving power consumed by a microprocessor being 
operated in an environment of limited power, such as 
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for example, in a medical implanted device. In develop- Also, during assertion of the SSPP pulse, the syn- 
ing this invention, it was recognized that there exists a chronous start/stop logic 12 can respond to a stop re- 
rather significant difference in power dissipation be- quest (STOP) or a start request (START) signal appear- 
tween the static and dynamic modes of operation of a ing on conductors 24 and 26. The START or STOP 
microprocessor, especially a microprocessor employing 5 signals may emanate from the microprocessor 15, such 
CMOS logic circuitry, such as, for example, an 1802 as when It initiates an interrupt Or Completes a memory 
microprocessor manufactured by RCA. transfer. If the circuit 12 receives a STOP signal, the 
FIGS. 1 and 2 depict a block diagram circuit together C L K  E N  signal appearing on line 30 Will become 
with its timing diagram in which the concept of this serted at the occurrence of the next SSPP pulse. Like- 
invention may be implemented. shown, a synchro- 10 wise, if the processor is dormant, the logic circuit 12 
nOuS stop logic circuit 12 asserts a CLK EN signal on will assert the C L K  EN signal in response to a START 
line 30 during the active, dynamic mode of operation of signa1 On line Z4 upon the Occurrence Of the next sspp 
a microprocessor 15 and &asserts the C L K  E N  signal pulse the phase tracker 
during the static inactive mode of operation. The asser- 10 assures that the microprocessor goes der- 
the phase tracker 22* 
tion of the CLK EN signal enables an AND gate 14 15 mant, or becomes active, in synchronism with the de- 
which allows clocking signals to pass from a clock sired phase in the instruction cycle of the microproces- 
sor 15. While being clocked by these clocking signals, decoupled from the bus 13. 
A RESET signal initializes all latches and gates in the microprocessor 15 processes data transferred among the 
microprecessor 15, memory 11, and pripherals 21. A 20 synchronous start/stop logic 12 prior to operation of 
the circuit 12. This provides for placing the circuit 12 in processor bus 13 couples the memory 11 and peripheral operating condition when the microprocessing system bus 20 couples the peripheral devices to the processor is first powered up. 
FIG. 3 shows a detail circuit diagram of the synchro- bus 13. Memory 11 typically is a random access mem- 
source 17 directly to the CK input of the microproces- sor 15, e.g.* when the microprocessor is logically 
ory having both address and data lines* It 
another type Of storage device’ be 25 nous clock stopper circuit 12 and the phase tracker circuit 10 just described with reference to FIG, 1. The bus 2o nor- 
phase tracker 10 contains an octal counter (e.g., ring mally carries signals from data acquisition probes. 
For its contemplated use in a medical implanted de- counter) and decoder circuit 34 which indexes one bit 
vice about ninety percent of the microprocessor 15 in response to receipt of each clocking pulse 
ences and transfers among devices connected to the clocking pulses, the decoder circuit 3 produces the 
buses 13 and 20. At times, however, the microprocessor Sspp pulse each time it counts eight pulses, or each 
15 is not involved in a data processing or data transfer bit recirculates to position L‘oneo in the 
operation and thus does not require operating power to ring counter 34. At phase -one** the I/O address and 
sequence its internal registers and arithmetic units. 35 data lines of the microprocessor reside in a high impede 
These circumstances could be occasioned by the perfor- ence state. A SYNC signal, timing pulse “B” (TPB), 
mance of data acquisition by one of the peripheral de- from the microprocessor 15 enables one input of an 
vices 21 which would place in the memory 11 sampled AND gate 36 SO that the decoder 34 is initialized (Le., 
data for later use by the microprocessor 15. In the Pre- reset) at the beginning of each instruction cycle of the 
ferred embodiment, such transfer occurs while the data microprocessor 15 in synchronism with clocking pulses 
lines of the processor are logically disconnected from from the clock source 17 which also couples the other 
the bus 13 so that the address and data lines of the mem- enabling input of the AND gate 36. 
ory 13 are free. To initiate a start request on line 24, the synchronous 
In operation, a Phase tracker 10 keeps track of the start/stop logic 12 includes an OR gate 38 which re- 
current Phase of operation of the  microProcessord~ring 45 sponds to various control signals such as an interrupt 
its InStrUCtiOn Cycle. In the preferred 1802 miCrOprOCeS- signal “INT”, and direct memory access signals “DMA 
sor, each instruction cycle has eight stages, o r  phases, IN” and “DMA OUT”. These signals initiate and termi- 
that run the duration of eight clocking Pulses from the nate the transfer of memory data with random access 
clock source 17. The phase tracker 10 monitors clock- memory 11. Also, the logic circuit 12 includes an A N D  
ing Pulses 16 from the clock Source 17 and a sync signal 50 gate 46 which, to initiate a stop request of the processor 
18 from the microprocessor 15. The sync signal occurs 15 on line 26, responds to various peripheral device 
at a predetermined one of the eight phases in the opera- completion signals such as a CPU DONE, a DMA IN 
tional cycle Of the microprocessor 15. In synchronism DONE or a DMA OUT D O N E  signal. These signals 
with the clocking pulses and the sync pulses, the phase indicate that the processor has completed an instruction 
tracker 10 produces a series of information signals on 5 5  sequence or that a memory transfer operation is com- 
the bus 20. These information signals inform the periph- plete, and therefore, the processor may be stopped. 
era1 devices of the current instruction cycle the micro- To stop the microprocessor, a flip-flop 54 is set in 
processor 15 is undergoing. The phase tracker 10 also response to the assertion of a STOP request signal on 
produces a s t a r t h o p  phase pulse (SSPP pulse) on con- conductor 26, assuming no START request signal is 
ductor 22 and supplies it to the synchronous startlstop 60 present on line 24. The “Q” output of the flip-flop 54 
logic 12. The SSPP pulse occurs at a predetermined one and the SSPP pulse on conductor 22 energize an A N D  
of the phases in the instruction cycle of the micro- gate 56 thereby to set a second flip-flop 58. The flip-flop 
processor 15, also in synchronism with the clock pulses 58 is also set upon the occurrence of the SSPP pulse. 
from source 17 During assertion of the SSPP pulse, the Thereafter, at its Q output, the flip-flop 58 disables an 
data lines of the microprocessor are in a high impedence 65 enabling signal on conductor 30 to disable the A N D  
state so that, if necessary, the peripheral devices can gate 14 thereby blocking the transfer over line 16 of the 
gain access to the memory bus while the microproces- clocking pulses from the clock source 17 to the micro- 
sor is dormant, as previously explained. processor 15. Also, flip-flop 58 asserts an enabling signal 
activity, usually is consumed in making memory refer- 30 from the clock Source 17 (FIG. 1). In response to the 
a 
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at its “Q” output which resets the flip-flop 54 through 
an OR gate 62, and holds itself in a set condition by 
virtue of an OR gate 60 connected in a feedback path of 
the flip-flop 58 until a START request on line 24 is 
made. 
To restart the microprocessor 15, that is, to permit 
passage of the clocking signals through the AND gate 
14, a START signal on conductor 24 sets the flip-flop 58 
upon the occurrence of a SSPP pulse on conductor 22. 
When set, the “Q” output of flip-flop 58 asserts an en- 
abling signal to enable the AND gate 14 thereby to 
permit passage of the clocking pulses from the clock 
source 17 to the microprocessor 15. 
The above description illustrates a preferred embodi- 
ment of implementing the concepts of this invention, 
and is by n o  means intended to restrict the scope of the 
invention to that which is shown and described. It will 
be apparent, however, that various modifications can be 
made to this specific embodiment while attaining some 
or  all of the advantages and objectives of this invention. 
Therefore, it is the objective of the appended claims to 
cover all such modifications and alternate embodiments 
as come within the true scope of this invention. 
What is claimed is: 
1. A clocking control circuit for receiving an external 
start request signal for a microprocessor system includ- 
ing a microprocessor that is responsive to clocking 
pulses for processing instructions in a plurality of suc- 
cessive stages in each instruction cycle, said micro- 
processor having input/output data and address lines, 
said clocking control circuit comprising: 
a clock source for generating clocking pulses, 
phase tracking means coupled to said input/output data 
and address lines, said phase tracking means made 
operative by said clocking pulses for producing a 
phase pulse signal at a predetermined phase in each 
instruction cycle of said microprocessor, said prede- 
termined phase of said phase tracking means occurr- 
6 
ring when said input/output data and address lines of 
said microprocessor are operating at high impedance; 
means for generating a start signal based upon said 
external start request signal; 
5 receiving means for receiving a stop request signal from 
said microprocessor system, said stop request signal 
being generated when said microprocessor completes 
an instruction sequence; and 
synchronous logic means responsive to said phase pulse 
signal and said stop request for preventing the trans- 
fer of said clocking pulses from said clock source to 
said microprocessor, and responsive to said phase 
pulse signal and said start signal for permitting the 
transfer of said clocking pulses from said clock source 
2. A clocking control circuit as recited in claim 1 
wherein said microprocessor system includes peripheral 
devices, the clocking control circuit including means 
for transmitting to  said peripheral devices said phase 
20 pulse signals identifying the current phase of the in- 
struction cycle of said microprocessor and indicating 
access to said input/output data and address lines. 
3. A clocking control circuit as recited in claim 2 
wherein said microprocessor system includes memory 
25 means common to both said microprocessor and said 
peripheral devices, said phase pulse signals indicating 
permission for data transfers to  occur between said 
microprocessor and said memory and between said 
peripheral devices and said memory when said micro- 
30 processor is being clocked and between said peripheral 
devices and said memory means when said micro- 
processor is not being clocked. 
4. A clocking control circuit as recited in claim 1 
wherein said microprocessor system includes memory 
35 means having address and data lines and said stop re- 
quest signal is generated upon completion of a data 
transfer between said micropracesssor and memory 
means and said start request signal is generated in re- 
sponse to the initiation of a data transfer with said mem- 
10 
15 to said microprocessor. 
40 ory means. * * * * *  
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